Abstract-A fast, low noise charge sensitive preamplifier for column parallel CCD readout application is presented. This prototype has been implemented on a commercial CMOS 6Snm process.
I. INTRODUCTION
T HERE is increasing scientific interest in the use of X-ray light sources for imaging of dynamic processes. This will require advanced detectors and low-noise cameras operating at unprecedented frame rates with pixel rates exceeding 100
Gpixel/s [1].
A fast, low noise charge sensitive preamplifier for column parallel CCD readout application is presented. This prototype has been implemented in a commercial CMOS 65nm process.
This circuit is used as the front end amplifier of a 16 channel mixed mode digitizer. This preamplifier consists of a two stage trans-conductance amplifier with capacitive feedback to accommodate two gain ranges and a second trans-conductance amplifier to reset the circuit. An equivalent noise charge of 37 electrons for a lOOns readout cycle time is achieved. Novel design techniques have been used in this circuit to reach this performance. This paper is organized as follows: Section II presents the preamplifier requirements. Section III describes the circuit architecture and details the schematic. Chip layout is discussed in Section IV. Experimental results are presented in section V.
II. PREAMPLIFIER REQUIREMENTS. Instead of a buffer amplifier, the output of the CCO is a floating diffusion, which means that the preamplifier reads out the signal charge packet destructively. In order to do this successfully at the requisite 10 MHz rate, the input stage must be charge-sensitive, fast, low-noise, and capable of accepting from and returning to the CCO large amounts of charge during its transfer phase (the transfer gate charge injection), while still sensing small signal charge packets. To meet anticipated interfacing and imaging performance requirements, the preamp must satisfy the specifications in Table 1 . Preamplifier pitch 50llm
III. CIRCUIT ARCHITECTURE.
The preamplifier block diagram is shown in Fig. 2 . The circuit consists of a low noise, high DC gain core amplifier labeled A 1. A set of switches, S'a and S Ib , change the gain setting from 50ke-to 1 Me-ranges.
A second switched trans-conductance amplifier labeled A2 resets the feedback capacitor Cf50k and Cfl M and is activated by the switch S2. Two external reference voltages Vrefl (850mV) and Vrefl (1.2V) set the DC voltages of the preamplifier output and input respectively. The capacitor Cp represents all the parasitic capacitances present at the input (i.e. bonding wire, bonding pads and CCO floating diffusion).
The full scale voltage at the output ranges from 850mV to 350mV.
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The output of the differential pair is folded to increase swing and then drives common-source amplifier MN6 and MP5.
The output is then buffered by the source follower consisting of MN7 and MN8. The feedback capacitors Ccompl,2 are used to implement cas coded compensation by feeding back a portion of the output signal to the folding node. This technique greatly improves high frequency negative power supply noise reduction [2] . To preserve the loop stability and keep the preamplifier rise time independent of gain setting, a switched
Miller capacitor network has been added.
The conversion gain of the circuit, in the limit of large open loop gain, is approximately lICr. In reality the output voltage is given by __ -=Q::.! i"-c n :::--
Where Ao is the DC open loop gain. For a charge loss of 1 %, Ao has to be larger than 6000. This is achieved by combining a 
C. Correlated double sampler and gated integrator.
To remove the reset noise from the reset amplifier A2 in Fig.2 , a correlated double sampler (CDS) with a gated integrator has been implemented on chip. This is a powerful, widely used technique to suppress reset noise in solid-state imagers [3] . It also reduces the thermal and Ilf noise of the preamplifier. The basic concept is to take two samples of the preamplifier output: the first after the preamplifier is reset and the second when the signal charge packet is available at the CCD output.
Since the charge injection from the reset operation is common to both samples, taking their difference can reject the charge injection while retaining the signal. The dual-slope CDS technique is conceptually simple to implement. The input after preamplifier reset is integrated in one direction. Then, Table II . The simulated transfer function of the power supplies to the output is shown in Fig.8 . Without the specialized design techniques discussed above to desensitize the circuit from noise in both ground and positive rail, there would have been significant power-supply gain, rather than the attenuation achieved here. 1 0�--� ---, ----,----,---,----,----,---,----,   --t---t---t--- 
V. EXPERIMENTAL RESULTS
A photograph of the custom test board is shown in Fig 10. The circuit is functional. Fig. 11 shows an oscilloscope screenshot of the gated integrator output shown in 
VI. CONCLUSION
A fast, low noise charge sensitive preamplifier for column parallel CCD readout application is presented.
An equivalent noise charge of 37 electrons for a lOOns readout cycle time is achieved. Novel design techniques have been used in this circuit to reach these performances. This prototype has been implemented in a commercial CMOS 65nm process.
The total power consumption is 5mW with a power supply voltage of 1.8V as we are using quarter microns devices.
